Changes between Version 2 and Version 3 of Tutorials/k0SDR/Tutorial17


Ignore:
Timestamp:
Oct 9, 2015, 4:29:12 PM (9 years ago)
Author:
nilanjan
Comment:

—

Legend:

Unmodified
Added
Removed
Modified

  • Tutorials/k0SDR/Tutorial17

    v2 v3  
    3434}}}
    3535
     36The PicoSDR2x2E block diagram shown below describes how all the peripherals interconnect with the embedded CPU (Quad-Core CPU) and FPGA (Virtex-6).
     37
    3638  || [[Image(PicoSDR2x2E_BlockDiagram.PNG, width=500px)]] ||
    3739
    38 Since ''GNURadio_Radio420_PCIe_sx315.bit'' uses the PCI Express Bus to interface between the embedded PC (Quad-Core CPU) and carrier board's FPGA (Virtex-6), install the PCI Express Driver on the embedded PC:
     40Since ''GNURadio_Radio420_PCIe_sx315.bit'' uses the PCI Express Bus to interface between the embedded PC and carrier board's FPGA (Virtex-6), install the PCI Express Driver on the embedded PC:
    3941{{{
    4042cd /opt/Nutaq/ADP6/ADP_MicroTCA/sdk/PCIe/driver/host